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Abstract 
\ 
A microprocessor simulation program designed to support 
an Intel 8085 is investigated. Principles of software 
engineering and microprocessor concepts are discussed. Two 
methods are developed to expand the original program to 
support other microprocessors. 
The first approach defines a single pseudo-machine and 
language. Target processor code is translated into the common 
language for simulation. An independent simulation program 
implements the pseudo-machine instructions. 
The second approach defines a simulation unit dependent 
on processor-specific information provided by other uni ts. 
Details related to target processor opcodes are stored in a 
single instruction table. 
An existing simulation system implemented in a UNIX 
environment is briefly described. This system is similar in 
nature to the pseudo-machine appLoach. 
The second approach is used to implement simulators for 
the Intel 8085, Zilog zso, and Intel 8086. The 8085 simulator 
is fully implemented; portions of the Z80 and 8086 are 
implemented to demonstrate approach feasibility. 
encountered during implementation are discussed. 
1 
Concepts 
• 
1 Introduction 
1.1 ENVI85 Synopsis 
ENVI85 is a user friendly assembly language programming 
environment that runs on an IBM-compatible personal computer 
(Kay 88]. It has modules that support editing, assembling, 
and simulation of programs for an Intel 8085 processor. 
The simulation module of the program keeps track of 
memory, stack, and register contents. The user has the 
ability to set a break point, and to single step forward and 
backward through the program. Labels stored in the symbol 
table during the assembly process can be used for expressing 
breakpoints. 
1. 2 Purpose 
The current implementation of ENVI85 supports the Intel 
8085 processor, which is often the processor used to introduce 
assembly level programming to students. Yet other 
microprocessors are in more widespread use. For example the 
Intel 8086 and compatible a-bit 8088 have become the most 
popular microprocessors to date, due to IBM's 8088-based 
personal computer introduced in 1981 [Morse 86, p. 3] . It 
would be desirable to be able to expand the ENVI85 programming 
environment to support these other microprocessors. 
It is the purpose of this project to identify which 
processor-dependent concepts are relevant to the simulation 
task and suggest possible methods to separate these 
dependencies. Principles of good software·engineering will 
2 
facilitate this effort. With effective abstraction and 
separation of processor-dependent features, the simulation 
features of the ENVI85 program can be expanded to support 
other microprocessors with a minimum of programming effort. 
Characteristics of • microprocessors will be briefly 
discussed, then a strategy will be developed to make the 
simulator easily expandable to other processors. The existing 
ENVI85 source code will be modified to follow this strategy. 
Then the effectiveness of the methodology developed will be 
tested by partial implementation of a simulation module for 
two other microprocessors. 
3 
2 Abstraction concepts and Techniques 
2.1 Software Engineering Principles 
There are seven major principles of software engineering 
that can aid in the production of modifiable and reliable code 
(Ross 75, p.21]. They are: 
1) abstraction 
2) information hiding 
3) modularity 
4) localization 
5) uniformity 
6) completeness 
7) confirmability 
2.1.~ Abstraction and Information Hiding 
Abstraction of a problem involves the identification of 
relevant information while ignoring inessential details of 
structure and implementation. Abstraction models can be 
formed at many levels. One level of abstraction in the case 
of the simulator problem might include the identification of 
general processor functions without regard to specific 
structure of a processor. The simulator function does not 
need to know all details of a processor's architecture in 
order to function usefully. "Abstraction aids in the 
maintainability and understandability o'f systems by reducing 
the details a programmer needs to know at any given level" 
(Booch 83, p.27]. 
The principle of information hiding is best described as 
making inaccessible the implementation details from units 
which do not require them. This ensures that the logical 
abstraction model is not violated. This technique also allows 
"' 
4 
, 
changes , to be made to a low level implementation without 
effecting higher level units which depend on it. 
Partitioning the simulator problem according to the 
I 
principles of abstraction and information hiding should make 
it easier to implement new processor types as well as make 
modifications to the existing system simpler. 
2.1.2 Modularity and Localization 
Modularity deals with the functional grouping of 
programming modules. Similar types of operations dealing with 
related objects are partitioned together in units. Functions 
at the same level of abstraction most likely belong in the 
same module. 
Localization is more an issue of physical placement: 
related functions should be placed in the same physical 
module. A group of related objects and functions can be more 
easily maintained or revised if they are in close proximity. 
2.1.3 Unifo~mity, Completeness, Confirmability 
Uniformity calls for consistent notation for objects and 
functions. This contributes to the readability of the code. 
Completeness requires that all essential functions at a given 
level of abstraction be present. The principle of 
confirmability asserts that it be possible to decompose a 
piece of software into testable functions and units. 
allows a system to be·tested incrementally. 
This 
Of these three • groupings of software principles, 
abstraction and information hiding are the most significant to 
f 
5 
this project. Modularity and localization are of secondary 
importance. Uniformity, completeness and confirmability 
issues will not be addressed. 
2.2 Hardware Characteristics 
Three important microprocessors are the Intel 8085 and 
8086, and Zilog Z80. These processors possess many of the 
characteristics that are encountered when developing a 
simulator program. 
below. 
These three processors are described 
2.2.1 The 8085, Z80, and 8086 
When developing software for a • microprocessor, many 
details of the unit's inner workings are not important. 
Essential information regarding a processor is found in its 
<-8-> <-8-> 
A Flags 
B C Flags: 
D E s z 0 AC 0 p 1 CY 
H L 
Stack Pointer 
Program Counter 
<---16----> 
Figure 1 8085 Programming Model 
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programming model [Uffenbeck 85, p.46]. Intel introduced the 
very popular 8080 in 1971, and the software compatible 8085 in 
1976. The programming model for the 8080 and 8085 is the same 
and is shown in figure 1. The zao is Zilog's improvement on 
the 8080, and it's programming model is shown in figure 2. 
All three of these processors offer general purpose 8-bit 
<-8-> <-8-> <-8-> <-8-> 
A Flags A' Flags' 
B C B' C' 
D E D' E' 
H L H' L' 
stack Pointer 
Flags: 
Program Counter 
IX 
IY 
I R 
<------16-------> 
Figure 2 zao Programming Model 
/ 
operations and 16-bit addition and subtraction. Up to 64K of 
memory is addressable by their 16-bit address bus. 
Intel introduced a 16-bit architecture with the 8086 in 
1978 and an a-bit counterpart, the 8088, in 1979. The 
7 
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programming model is shown in figure 3. The 8086 supports 
both 8- and 16-bit operations, multiply and divide 
instructions, and can access up to lM of memory space. Some 
of the differences between these three processors are 
described more fully in the following sections. 
Like the 8080 and 8085, the 8086 and 8088 are equivalent 
from the software perspective. In the following sections the 
generic name ''8085" will denote the Intel 8080 or 8085 while 
11 8086'' will signify either the Intel 8086 or 8088. 
2.2.2 Register/ Accumulator Architectures 
Both the 8085 and zao offer an 8-bit accumulator 
8 
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(designated by A), and six general purpose 8-bit registers (B, 
C, D, E, H, and L). The byte-wide registers are paired as 
indicated in the figures, for the limited 16-bit operations 
that the processors support. As shown in figure 2, the zso 
offers an alternate set of general purpose registers. However 
only one set of registers are directly accessible at any one 
time. 
There are two 16-bit registers which store pointers to 
memory: stack pointer and program counter. The program 
counter points to the next instruction to be executed. The 
stack pointer contents point to the top of the data stack. 
The general purpose registers of the 8086 have a similar 
structure but have slightly different nomenclature. The 8086 
also has four 16-bit segment registers (CS, DS, ss, ES). A 
full lM memory space is accessible when the contents of a 
segment register is shifted to the left by four bits and 
combined with an offset value. This offset value is supplied 
from a general purpose register or from one of the index 
registers (SP, BP, SI, DI). 
2.2.3 Condition Flags 
The 8085 and zso both store status bits in an 8-bit flag 
byte which is paired with register A. Flag bits indicate the 
status of instruction operation or reflect the current 
contents of the accumulator. Nominally, the bits indicate if 
the contents of the accumulator is negative,· zero, and if it 
has even parity. There are also bits to indicate if bits were 
9 
carried (or borrowed) out of both upper and lower nibbles 
during addition (or subtraction) operations. The value of 
flag bits can be used to control the execution of a program by 
using conditional branching instructions. 
There are some subtle differences in the flag bits 
between 8085 and Z80. The parity bit of the 8085 indicates 
parity only, but the corresponding bit in the Z80 has two 
functions. For mathematical operations it functions as an 
overflow flag; for logical operations it functions as a parity 
flag. A flag not supported by the 8085 but offered by the Z80 
is the N flag. It indicates whether the last instruction was 
a subtraction operation. This flag bit can be monitored but 
can not be used for conditional program control. 
The flag word of the 8086 is 16-bits wide with the lower 
8 bits looking exactly like that of the 8085. Four additional 
flags are present in the upper byte. Three controlling flags 
direct single step mode, interrupt enable, and increment 
control of string operations. 
arithmetic overflow. 
~ 
A monitoring flag signals 
-Some flag bits can be set after an instruction is 
complete while others must be modified during the actual 
operation. For example, the carry flag must be set in the 
midst of an addition operation, although.the parity flag can 
be accurately set after the addition is complete. 
2. 2. 4 Instruction Foriuat 
' The 8085 and 8086 processors have instructions with the 
10 
following format: 
opcode args 
The opcode portion occupies from 1 to 3 bytes and the argument 
portion o to 4 bytes. If argument bytes are present they 
always follow the instruction opcode. However the zso does 
not always adhere to this format. An example of this is: 
RLC (IX+ aa) 
which specifies a rotate left with the carry bit of some 
indexed memory location. The hexadecimal representation of 
this instruction is: 
DD CB aa 06 
Here the three bytes of opcode (DD, CB, 06) have the argument 
data byte 11 aa 11 embedded. ZSO instructions consist of 1 to 3 
bytes of opcode, and arguments occupy Oto 2 bytes. 
2.2.5 Instruction Set Mnemonics 
Knowledge of instruction mnemonics is not vital to 
simulating the operation of a microprocessor but is helpful to 
the user. It is helpful to see the hex code disassembled back 
into instruction mnemonics during execution simulation. The 
• 
compatibility of Zilog and Intel processors is reduced because 
of copyrights for mnemonics enforced between the competitors. 
The Z80 and 8085 are software (machine code) compatible, but 
the assembly code • mnemonics that are used for their 
instruction sets are not. For example a 16-bit add operation 
for the 8085 is expressed by 
11 
DAD B 
and for the zao by 
ADD HL, BC 
Both of these instructions indicate that the contents of 
register pair BC be added to the contents of pair HL and the 
corresponding hex code is identical. 
Argument bytes may be handled differently in the Z80 and 
8085. When two argument bytes are required by an 8085 
instruction it is always handled as a word. An example 
instruction • 1s: 
LDA aabb 
whose hexadecimal representation • 1s: 
3A bb aa 
where the low order byte is stored before the high order byte. 
In some instructions of the zao that require two bytes of 
argument, the arguments are used as two separate bytes. An 
example of this is: 
LD (IX+ aa), bb 
which has two single byte arguments ( aa and bb) . Its 
hexadecimal representation is: 
-DD 36 aa bb 
When disassembling this instruction it is important to note 
that one byte appears to the left of the parenthesis and comma 
and the other appears to th·e right. The distinction between 
12 
two byte or single word arguments is important for the correct 
disassembly display. 
2.2.6 Addressing Modes 
How a processor obtains the operands for an instruction 
is determined by the addressing mode. The addressing mode is 
specified in the instruction opcode and determines how 
arguments (if any) should be handled to obtain instruction 
operands. The 8085 allows the following four methods of 
addressing memory space [Intel 86, p.5-3]: 
1) register 
2) immediate 
3) direct 
4) register indirect 
Register addressing specifies internal registers directly as 
operands. Immediate addressing specifies that the data 
argument itself be used as an operand. Direct addressing 
indicates that the data argument is the address of the desired 
operand. Register indirect addressing uses the address stored 
in a register to obtain the operand. For the 8085, register 
indirect addressing • 1S supported by use of the pseudo-
register, M. This external memory register is located at the 
address currently stored in the register pair HL. 
The Z80 supports two additional addressing modes 
[Uffenbe~ck 86]: 
1) relative 
2) indexed 
The relative addressing mode applies to branching instructions 
only. The data argument represents an offset to be applied to 
13 
the current program counter value. The indexed addressing 
mode uses the contents of one of the index registers (IX, IY) 
added to an argument byte to obtain the address of the 
instruction operand. 
The 8086 supports all of the above listed addressing 
modes. In the same way that the 8085 uses the HL register 
pair to support register indirect addressing the 8086 can use 
SI, DI, BX, and BP registers. The 8086 uses index registers 
SI and DI in conjunction with an offset for indexed 
addressing. New addressing modes offered by the 8086 are 
[Uffenbeck 85, p.592]: 
1) based 
2) based and indexed 
3) based and indexed with displacement 
Based mode is similar to indexed addressing but uses base 
registers BX or BP with an offset. Based and indexed mode 
uses a base register and an index register to calculate an 
operand's address. The third new address mode, based and 
indexed with displacement, is like the second with the 
addition of an offset provided by a data argument. 
2.2.7 User Interface 
Al though not a hardware characteristic, a simulator 
program should be able to provide the user with a 
representational display of the processor status. It should 
provide information that is directly tied to the status of the 
programming model. 
14 
Seven functional areas which the user would like to have 
visibility during simulation can be defined: 
a) 8 bit registers 
b) 16 bit registers 
c) stack 
d) code disassembly 
e) condition flags 
f) memory display 
g) miscellaneous 
15 
3 Approach 1 - A common simulator Implementation 
Since differences exist among processors and their 
associated assembly languages, new assemblers need to be 
written for each target processor. Yet many aspects of 
simulator programs are common for all processors. The goal of 
this approach is to formulate a single common simulator 
program with its own instruction set which will take advantage 
of these similarities. 
3.1 Program Structure 
When each target processor type has its own assembler and 
ASSEMBLY 
specific 
assembler 
I \ 
source hex code 
I 
\ 
SIMULATION 
specific 
simulator 
specific 
disassembler 
\ 
simulation 
source 
Figure 4 Specific Assembler and Simulator 
\ 
simulator program units, the assembly and simulation tasks are 
implemented by the steps.shown in figure 4. The assembler, 
disassembler, and simulator support that processor only. The 
disassembly step is included so the approximate source code 
lines may be viewed during simulation • 
.. 
When a common simulator • l.S defined, the task 
• 1S 
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simulation 
coder 
common 
simulator 
I 
source 
\ I 
hex code 
\ 
\ 
\ I 
simulation 
code 
specific 
disassembler 
Figure 5 Common Simulator 
\ 
simulation 
source 
implemented by a cross compiling step (Barrett 86, p.2] as 
shown in figure 5. Here the simulation coder converts the 
target source code into a common simulation language, or sim 
code, that can be understood by a single simulation program. 
Additional information included in the sim code file is used 
for initialization, specifying target processor type and which 
registers and flags are valid for display. Implementing a 
simulator for a new processor type requires only that target 
source code be converted to common code. 
The approach of the common simulator is similar in spirit 
to that of the PCODE implementation of Pascal (Barrett 86, 
p.384]. In the same way that PCODE was developed to free 
Pascal compiler designers from the variables of host 
architectures, the sim code removes the common simulator 
functions from the details of target microprocessor structure. 
· This separation of simulation function fro~ processor 
~· 
/ 
dependent details is a rather drastic example of modularity 
17 
and abstraction. 
Designing the common simulator requires that processor 
operations be abstracted. For example, register move 
operations are common to all processors, though syntax may 
differ. The common simulator would also need to support all 
operand addressing modes. It is up to the author of the 
specific simulation coder to select the correct mode for each 
target processor instruction. 
3.2 Target Processor Choice 
The target processor to be simulated is chosen when 
assembly code is translated to common simulation code. This 
step creates and inserts processor dependent information into 
the header of the simulation code file. This information is 
then used by the common simulator when the actual simulation 
• 1.s run. 
3.3 Simulation Machine Architecture 
The machine used to host the simulation execution is a 
stack machine with a single 8-bit accumulator. A simple way 
to accommodate the vario-µs internal register structures of the 
different target machines is with a single stack, with a block 
of memory locations reserved at the bottom for processor 
specific registers. 
For the 8085 the stack would appear as in figure 6. An 
enumerated type using register names is defined with the 
structure: 
regStype = (F, A, c, B, E, D, L, H, SPl, SPh, PCl, PCh) 
18 
00 01 02 03 04 05 06 07 08 09 OA OB oc 
F A C B E D L H SPl SPh PCl PCh • • • 
Figure 6 Simulation Machine Stack for 8085 
to use as indices into the stack array, S. This way 
meaningful references to stack addresses can be made. For 
example, S[A] is a more useful representation than S[Ol]. 
The stack machine has its own stack pointer and program 
counter; the target machine's stack pointer and program 
counter are stored along with the other general purpose 
registers. The stack machine counters are invisible to the 
user, and prompts to the user are with reference to the source 
code of the target machine. 
3.3.1 User Interface 
The simulator needs to be able to display representative 
information (e.g. register and stack contents) for the use~. 
The values of the internal registers are stored within the 
data stack of the simulation stack machine, but the register 
structure also is maintained so that data can be meaningfully 
formatted. Pertinent information for display of registers 1s: 
- number of registers to display 
- register name(s) 
- special function (eg SP, PC) 
- flag bit definition/handling 
3.3."2 Condition Flags 
The simulation machine requires its own set of flags that 
19 
have similar function to those of the target processor so that 
the same types of conditional branch instructions can be 
supported. 
3.4 Simulation Machine Instruction Set 
The easiest instructions to simulate deal with data 
transfer (eg LDAX, MVI). These can be emulated using the 
' ' 
following sim code instructions (TOS refers to the element at 
the top of the stack): 
LDA X 
LDI X 
STA X 
STO 
PSH 
POP 
LDV 
load accumulator from address X 
load accumulator with immediate data X 
store accumulator contents at address X 
store TOS data at address at TOS-1, TOS-2 
push accumulator contents to TOS 
pop TOS into accumulator 
replace TOS, TOS-1 with data (dereference) 
The registers are referenced in these instructions by 
ta«.ing advantage of the enumerated type registers and knowing 
that the start of the bank of registers is at the bottom of 
the stack. For example, LDA B loads the accumulator with the 
contents of stack location 3. Note that B is the fourth 
element in the enumerated register set and thus has the value 
3. 
The simulation code instruction set also includes 
mathematical, logical, and branch operations to implement the 
other types of instructions offered by a basic microprocessor. 
The resulting sim code expands the size of the original code 
array by a factor of about seven. The size of the s"tack is 
usually limited to about 16. 
20 
3.4.1 Target Instruction Delimiters 
A~sample of sim code is shown below: 
0022 • • • 
0023 step 0103 
0024 lda 0002 
0025 lda 0050 
0026 sto 
0027 step 0104 
0028 • • • 
where the "step'' instructions act as delimiters for each 
instruction in the target processor's source code. This lets 
the simulator know what constitutes a single step of target 
processor code. The number stored in the argument field for 
the step instruction (step 103; step 104) is the value of the 
target machine's program counter at the start of that target 
machine's instruction. This makes it easy for the simulator 
to detect breakpoints and implement branch instructions. 
3.5 Problems 
Converting the assembly source code to some generalized 
simulation code poses several problems. It would constitute 
an additional assembly step, and the resulting sim code 
program would be significantly larger than the original code. 
The common simulator approach liberates the simulating 
functions from processor details, yet the separation may be 
too complete. Once target machine code has been translated to 
simulation code it is very difficult to convert back. The 
original source code would need to be available in lieu of a 
disassembly display. 
Most importantly, as in Barrett's PCODE-like system, the 
21 
.. 
- ' 
I 
I 
sim code instruction block is read only; code can not be self-
modifying (86 p. 387]. Barrett's machine organization makes-
use of two stacks: one for data and one for instructions. 
There is no distinction in the 8085 1 s memory space between 
code and data space. Preventing writes to memory near or 
within the code space prevents memory writes anywhere. 
Therefore this approach is unacceptable for microprocessor 
simulation purposes. 
22 
4 Approach 2 - Direct Tabular Implementation 
The existing implementation of ENVI85 employs a large 
case statement, using the hex code from the code array as the 
case variable, to select a call to a procedure that simulates 
each instruction. To make this process independent of the 
target processor, a table containing instruction recognition 
information can be defined. This table is used by a common 
simulator unit. 
4.1 Program Structure 
The simulator program is built from the following units: 
1) common simulator 
- main loop that steps through code 
- handles break points, reverse stepping 
- displays register information 
2) target processor model 
- abstracts programming model structure 
3) instruction table 
- array of records 
- stores opcode size, mnemonic, flag action, etc. 
4) opcode case statement 
- means of access to opcode implementation 
5) implementation procedures 
- implements opcodes on memory and register space 
The main execution loop of the simulator resides in (1). 
References are made to code space, memory and instruction 
table ( 2) • A hex byte matches a case 
' 
• in (4) and the 
corresponding procedure is executed from (5). Character~stics 
of these units are described more fully below . 
. 4. 2 -c-ommon -simU"lator-unit 
The direct tabular approach employs. a simulation unit 
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which is common to all processors. Unlike the approach 
discussed in previous sections which is self-contained, this 
simulation unit needs processor-dependent information to be 
provided by other units. This unit provides the primary user 
interface and execution control. It also handles breakpoints 
and the reverse stepping operations. These functions al 1 
contribute to desirable features of a simulator for any 
processor and have very little dependence on processor 
differences. 
4.3 Target Processor Model 
The processor structure unit abstracts the information 
provided by the programming model (presented in figures 1-3). 
The set of registers is represented by a single array. 
Methods of handling the flag word are also supplied here. The 
register array and flag handling routines are defined here but 
are not directly accessible by other programming units. The 
integrity of the processor model abstraction is insured by 
limiting access to processor registers by way of a series of 
procedures and functions. Instead of an assignment of the 
value (FF) 16 to an 8-bit register A that looks like this: 
RAS.regs[A] := $FF 
which is dependent on register structure implementation an 
assignment statement looks like this: 
assignReg8 (A, $FF) 
Analogous functions are provided for retrieving and 
incrementing register contents. 
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The concepts of abstraction and information hiding 
employed here relieve higher level units in the system from 
processor-dependent representation details. Subsequent 
changes to processor structure which are made in this unit 
will have a minimum impact elsewhere. 
·4.4 The Instruction Table 
The instruction table is conceptually implemented as an 
array of records with a record entry for each possible 
instruction. The method used to index the record array will 
be described in a later section. The instruction table 
combines features which are used by implementation procedures, 
program counter stepping control, instruction recognition, and 
disassembly functions. The following is the list of elements 
present in each instruction record in the table. 
(1) 
(2) 
(3) 
(4) 
(5) 
(6) 
(7) 
(8) 
(9) 
opcode 
• op size 
string 
• arg size 
arg idx 
up code 
flag ops 
cycles 
states 
hex code for the instruction 
length of the instruction in bytes 
instruction mnemonic, a string 
number of bytes used as arguments 
placement of args in mnemonic string 
target processor support code 
flags to modify after execution 
machine cycles required to complete 
machine states required to complete 
The simulator's single stepping routine gets a hex code 
from the code array and looks up its entry in the instruction 
table. When it needs to disassemble an instruction, it 
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references the mnemonic string (3), number of arguments, (4), 
and where those arguments are to be placed (5). 
Each of the items in the instruction table entry are 
described more fully in the following sections. An example 
PUSH H - push contents of register HL onto stack 
opcode ·- $ES up_ code . - !8080 . • -
• 1 flagOps None opsize ·- . -. • -
str ·- ''PUSH H'' cycles ·- 3 . .
• 0 states 12 args1ze ·- . -. .-
argidx ·- $88 .
Figure 7 Sample 8085 Instruction Table Entry 
instruction table record for the 8085 appears in figure 7. 
4.4.1 Table Entry Record Elements 
4.4.1.1 Hex Instruction Code (opcode} 
., 
This entry stores the hexadecimal representation of the 
instruction. Opcodes may range from 1 to 3 bytes in length, 
but only one byte is stored here (this will be explainect 
later). Since this is the entry in the table that is sought 
for a match, this entry determines the most efficient 
structure of the table. 
4.4.1.2 Number of Opcode Bytes (opsize) 
This entry stores the number of bytes needed to decode 
the instruction completely. This number does not include any 
arguments which may be required. For the 8085, this value is 
always 1. For the zso and members of the 80x86 family it is 
as large as 3. 
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4.4.1.3 Mnemonic string and Argument Pointers (str, argidx) 
This entry stores the string mnemonic for the instruction 
and is used for disassembly of code. The argument pointers 
indicate the position in the stored mnemonic string that the 
arguments are to appear when disassembled. 
4.4.1.4 Number of Arguments (argsize) 
This entry stores the number of bytes of code following 
an instruction which are to be used as arguments. This entry, 
added to the number of bytes of opcode, renders the total 
number of bytes of memory that the instruction occupies. 
4.4.1.5 Processor Support Code (up code) 
This entry indicates which level of processor in the 
processor family supports an instruction. Intel has developed 
its processors in compatible families since the late 
seventies. The 8086, for example, is the first in a line of 
processors (8086, 80186, 80286, 80386) where each generation's 
instruction set is a superset of its ancestor's. Relatively 
few instructions are added with each generation. For example, 
the • progression new introduced from to 8086 80186 no 
instructions [Morse 87]. 
As the number of . / . instructions offered grows it • is 
advantageous to build the instruction table in terms of a 
processor family rather than a single processor. In this way, 
less work is required in generating a table which supports a 
new family member. To implement this, an entry in the 
, 
instruction record can be used to indicate the target 
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processor type. Enumerated sets can be defined to express 
processor family progression. Examples are: 
procType - (i8080, i8085, None) 
procType = (i8086, i80186, i80286, i80386, None) 
While the simulator is executing instructions, the target 
processor type (a global constant) must always be greater than 
or equal to the processor code for the current instruction. 
This allows code compiled for one target processor to be 
simulated on a different target processor. If an instruction 
is encountered with too high a processor code, it is flagged 
as invalid for the target processor. 
Family generalizations are tricky for the 8080, 8085, and 
Z80. The 8085 supports two instructions which the 8080 does 
not. The Z80 used these two opcodes for different 
instructions, making it impossible to combine the 8085 and Z80 
in the same family. Like the 8085 the Z80 can be described as 
a successor to the 8080, but its instruction mnemonics are 
different. 
4.4.1.6 States and Cycles (states, cycles) 
Simulating a target machine program on some host machine 
makes it difficult to make accurate timing estimates. To 
provide timing information the number of machine cycles and 
states elapsed are tallied during simulation. This allows the 
user to perform timing analysis by multiplying by a 
representative clock period. 
A single state or cycle number 
• 1S 
instruction table for every instruction. 
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stored -. -in the 
Conditional 
instructions may account for two different values depending on 
the outcome of the condition test. For example a jump on a 
zero condition will use 10 states if the zero flag is set and 
only 7 states if it is reset. The number of machine cycles 
differs based on the outcome of the conditional test in a 
similar manner. 
There are three such conditional branch instruction 
types: jumps, calls, and returns. To account for the 
differences, a data structure is defined to store the 
difference in the number of cycles and states between 
successful and unsuccessful tests. Each of the three 
instruction types may have different delta values of cycles 
and states. The cycles and state values corresponding to a 
successful test are stored in the instruction table. 
When an instruction is recognized the program counter, 
state and cycle totals are increased by the values stored in 
the instruction table. If the instruction is a conditional 
branch and the condition test fails then state and cycle 
totals are decremented by the stored delta values. 
4.4.1.7 Flag Operations (flagOps) 
Many flag setting operations can be handled after an 
instruction • 1S done executing. They do not • require 
information regarding the operation just completed. For 
example the state of the zero flag is dependent·on the value 
stored in the accumulator. It can be accurately set after an 
' -- - ... - - - . - ---
addition (or other) operation is complete. Whether set or 
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reset operations on these flags is required depends only on 
the instruction type. Different instruction types require 
different groups of flag operations. For example data 
transfer instructions have no effect on condition flags; 
mathematical operations affect all flags in some way. The 
ways that flags are effected by different instruction types 
can be defined • using an enumerated type. Thus a flag 
operation for each instruction can be stored in the 
instruction table. The flag operation set for the 8085 looks 
like: 
flagops = (None, sx_zx_ACO_Px_CYO, sx_zx_Px_CYx, sx_zx_Px) 
Members of the enumerated type are named using the name of the 
flag and a character representing the required action. An "x" 
following the flag name indicates the conditional setting of 
the flag according to its particular function. For example 
"Sx" indicates that the sign bit should be set if the 
accumulator contents is negative. A "O" following the flag 
name specifies that the flag is to be reset. Flags not 
affected by an operation are not named. An example of a flag 
operation group is 
Sx Zx ACO PX CYO 
- -
which specifies the modification (set or clear depending on 
data) of the sign, zero, and parity flags, and the clearing of 
the carry and auxiliary carry flags. 
The flag operation group value stored in the instruction 
table is used as a case variable to_select flag modification 
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procedures after an instruction is executed. The naming 
convention for this type is used merely as a representational 
aid. Storing the symbolic value ''Sx_zx_Px" is more meaningful 
than using an integer to indicate which flag operation group 
is required by an instruction. Flag modification procedures 
are grouped with the · processor model to keep flag 
implementation details private. 
4.4.2 Instruction Table Format 
Since the 8085 is restricted to 1-byte instructions, each 
hex code could be used to directly index into a table of 256 
records. The first few entries in the instruction table for ·" 
the 8085 would look like that shown in figure 8. Note that a 
space has been reserved for the invalid hex code of (08) 16 • 
Hex # 
Code Mnemonic args 
[$00] $00 'NOP ' 0 [$01] $01 'LXI B' 2 
[$02] $02 'STAX B' 0 
[$03] $03 'INX B' 0 
~ [$04] $04 'INR B' 0 
($05] $05 'DCR B' 0 
[$06] $06 'MVI B' 1 
[$07] $07 'RLC I 0 
($08] $08 '*ERROR*' .Q 
'Is 
Figure 8 Instruction Table (partial) 
If the instruction table is to be implemented as an array of 
records using the hex opcode byte as an index, then a place 
must be reserved even fer·· hex· eades ~that ar,e, not imp.l,emented. 
In the case of the 8085, only 10 of the possible 256 
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instruction codes are invalid. Yet it is important to 
consider how this approach would apply to other processor 
types. 
For the 8085 the total possible number of instructions is 
' limited by 256. However, both the zao and 8086 processors go 
beyond the 1-byte limitation on instructions. Opcodes may be 
as large as 3 bytes (24 bits), yet the number of possible 
opcodes is nowhere near 224 = 16M. Using a two or three byte 
opcode as an index into the array for these processors is 
impractical since the table would be huge and so much of it 
would go unused. 
For processors which are not limited to 1 byte opcodes an 
extension of the simple 256-mernber array is needed. For these 
processors a conditional record is defined based on the value 
InstTable: 
[$DB] $DB 1 ''IN II 
[$DC] $DC 1 "CALL C" 
[$DD] $DD 2 extDD -> extDD: 
[$DE] $DE 1 ''SBC A'' [$00] $21 2 · "LD IX, II 
• 
[$01] $22 2 ''LD () ,IX" 
• [$0.2] I $23 2 ''INC IX II 
' 
(opcode, • and I ops1ze, .. • • entries shown) mnemonic • 
- --·; . .-.- -• 
. -· -
-· "" ...
.. - --
. . -
--- -
.c • •• - - - - ..,. ._ - ·- ---, 
-
.. 
Figure 9 Extended zao Instruction Table 
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of the "opsize" entry. When the value of opsize is 1, the 
record is interpreted as items 2 through 9 listed in section 
4.4. When the valu• of opsize is greater than 1, an extended 
instruction table is defined which stores instruction 
information based on the second byte of opcode. The values 
stored in the record of the primary table are a pointer to the 
extended table and value indicating the number of records 
stored in it. An example of an extended table for the zso is 
shown in figure 9. This table extension method is repeated 
one more level for three-byte opcodes. 
4.4.3 Retrieving Values from the Table 
Since the instruction table is declared privately in a 
unit, its structure is hidden from other units. Units which 
require table information do not access it directly but 
through a table look up procedure. One function searches the 
table for an opcode match and returns a pointer to the correct 
record. Subsequent references to the table use this record 
pointer. This insures that the table is searched only once 
for each instruction. 
The table look up procedures make the actual structure of 
the instruction table invisible to its users. An example of 
a look up function call is: 
value:= tableEntryOpSize (recordPtr) 
which returns the number of bytes of opcode an instruction 
when 
. --. cc.--,,.-,.-.-.-,- - ::;-
nrovided 
.--·~-c.:;=,-:. __ -;:=-;c __ ,;__ -c:c-.c;:;._.,-_ .:-:_ 
the instruction record pointer 
---------- ·-
.- ----=--~-;- -- - - ·s-~-..c--•• .. 
' 'recordPtr." All 8085 instructions are restricted to 1 byte, 
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so the 8085 function tableEntryOpSize merely returns the value 
one (1) without referencing the table. There is no need to 
include the opsize field in the instruction table for the 
8085, yet as far as dependent modules are concerned all 
instruction information is stored in tabular form. 
The table look up procedures isolate instruction table 
data from the units which use it. With this approach the 
actual data may be arranged or generated in any manner but 
will always outwardly appear as a table. Once again an 
information hiding technique relieves software units from 
implementation details. In this case it also allows the code 
to be more space and time efficient. 
4.5 Implementation of Instructions 
As in the current implementation of ENVI85 a case 
statement is used to determine the course of action for an 
instruction. The first byte of hex code for the instruction 
is used as the case variable. If the instruction has an 
opcode of more than one byte, a subordinate case statement 
(using the second byte of opcode as case variable) • 1S 
executed. The ultimate case action • 1S a call to an 
instruction implementation procedure using the appropriate 
arguments. The appropriate addressing mode for an instruction 
is selected by the fo:i:1nat of the arguments used to call the 
implementation__procedure. 
. i 
4.5.1 I~elementation Procedures 
• -- - ~ -- ;....c__ - , ___ -·.-:-..::-
Al though architectures differ among processors, they 
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ultimately perform the same types of operations. They 
transfer data between registers and memory, perform logical 
and mathematical operations, and perform data shifts among 
others. This commonality • 1S exploited by defining and 
implementing these operations as abstractly as possible. An 
example procedure is: 
moveByteToMem (seg, addr, d) 
which writes the byte ''d" to an address specified by "seg" and 
"addr." This procedure is called by 10 different instructions 
in the 8085 (STAX, STA, and MVI M instructions). 
These abstract procedures are simple to understand and 
maintain and can be shared among processors. Implementation 
procedures are grouped by function and are referenced by the 
program as required. 
4.6 User Interface 
Seven functional areas important to a good user display 
were introduced in section 2.2.7. Each of these areas can be 
thought of as a block occupying an amount of space on a 
display screen. Constants are defined for each programming 
model to express the position of the upper left hand corner of 
each display block. These constants are then used by 
generalized display procedures to place the blocks on the 
screen. The use of constants makes the alteration of the 
d~splay a simple job. 
-- T~- implement _-g-eneralized~-reg-ister. displays_, ___ an add_i:tional 
data structure is defined to store the name and display order 
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of each register. A similar technique is used to display flag 
bit values. The number and name of flag bits is stored in a 
data structure and is included in the processor model unit. 
The code disassembly block is generated using mnemonic, 
I 
number of arguments, and argument placement information 
supplied by the instruction table. The miscellaneous block 
displays the current machine cycle and state counts as well as 
the current break point setting. 
4.7 Target Processor Choice 
4.7.1 Target Processor Selection Method 
The target processor is selected when the assembler and 
simulator program is compiled and linked. Processor-dependent 
units are selected by conditional compilation and linking. 
The target processor is the same for assembler and simulator 
portions of the environment. 
The end user wishing to simulate programs assembled for 
a different target processor uses a stand-alone simulator 
designed for the alternate processor type. For example a 
program using instruction mnemonics for the 8085 can be 
written and assembled to produce a file in hex format. Since 
the zao and 8085 are virtually code compatible the 8085 
program can be simulated on a Z80 by providing the hex file as 
an input to a zso stand-alone simulator. Mnemonics from the 
zao instruction set (corresponding to the 8085 mnemonics used 
in the saurc_e code) :will be_ displ_a¥ed _in "thee code_,_¢{isassembly 
block during simulation. 
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4.7.2 Adding New Processors 
The procedure to be used when introducing a new target 
processor for simulation is: 
1) define target processing model 
2) check compatibility with existing processor families 
if yes: a) modify family instruction table and 
instruction recognition case statement 
else: b) create instruction table and instruction 
recognition case statement 
3) select existing opcode implementation procedures 
4) define new implementation procedures as needed 
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s Existing systems 
The following is a description of an existing system used 
to abstract processor types for simulation. 
5.1 A Common Simulator in UNIX 
A method was developed to facilitate the quick 
development of compilers and simulators of digital signal 
processors (DSPs) in a UNIX environment [Meng 86]. This group 
of specialized microprocessors include the Texas Instruments 
TMS32010. 
This approach uses the common simulator approach. In 
other words, source code is translated to a standard 
simulation code written in C. The amount of effort put into 
writing supporting files so that new DSPs can be simulated is 
minimal. This effort consists.of creating supporting files 
"instr.h" and "support.c." 
Translation • 1S the first phase of simulation. 
Instruction parsing and code generation is performed by UNIX 
utilities (grep, sed, awk) which match and substitute 
character strings. 
The common simulator program reserves a variable for 
every register and memory location. Every instruction of DSP 
source code is implemented by a single function call. On the 
first pass of translation, code lines are numbered so that 
subroutine calls' and other branches may be implemented. 
Translation steps are implemented using the macro pre-
processing capabilities of c. In this way, the most general 
-
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operation are defined in ••support.h'' and macros based on these 
operations are defined in the header file "instr.h." For 
example, both addition and subtraction are accumulator 
operations and have the following syntax: 
ADD(a,s) 
SUB(a,s) 
These instructions specify adding (or subtracting) the value 
stored at address "a" with a shift left of "s" bits to the 
accumulator. These two instructions are defined in the header 
file ''instr.h" with the following macros: 
#define ADD(a,s) 
#define SUB(a,s) 
ace, (ram[a] << s) 
ace, -1 * (ram[a] << s) 
and the generalized accumulator function 
''support. c") is 
ACC(acum,val) 
int acum,val 
{ 
ace= acum + val; 
} 
(defined • in 
The macros effectively convert the instruction notation into 
the correct arguments for the generalized accumulator 
function. The use of macros greatly simplifies the definition 
of instruction operation. 
As with the common simulator approach discussed • in 
section 3 there is no way to deal with self-modifying code. 
Yet the effort to produce these translations is minimal and 
-
execution ti·me is fast. The translated code file does not 
expand because the C instructions are at a high level. 
J •• 
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6 Implementation. 
The direct tabular technique described in section 4 was 
used to alter the existing ENVI85 code. First the code was 
restructured according to the previously described principles 
for support of the 8085. Then appropriate modules for the zao 
were created and specified in the compiling and linking 
process" 
Code implementation was intended as a demonstration of 
the feasibility of the principles set forth in section 4. 
Conversion to the tabular technique was completed for the 8085 
with the exception of extended memory management functions 
required by the 8086. Portions of code which exemplify the 
implementation of the 8085 are listed in the appendices. Only 
representational sections of the zao and 8086 were 
implemented. All code development was performed in a Borland 
Turbo Pascal 5.0 Environment. 
' 
For simplicity, the current implementation of ENVI85 will 
henceforth be referred to simply as ENVI85. 
structured code will be referred to as MULTISIM. 
6.1 8085 Conversion 
The newly 
The simulation features of the MULTISIM are included in 
four principle units: 
1) UNISIMX 
2) I8085PRC 
3) I8085STP 
4) I8085TAB ,, 
,. 
The structure and function of these units • described below. 1S 
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6.1.1 common simulator unit 
High level and processor-independent simulation functions 
of MULTISIM make up unit UNISIMX. These functions include 
user windowing displays, breakpoint handling, and simulation 
execution control. As the primary simulation unit, this is 
the unit which specifies the link of the appropriate 
processor-dependent units. This is accomplished by 
conditional compilation statements like the following: 
uses 
crt, dos, 
{$IFDEF !8085} 
i8085stp, i8085prc; 
{$ENDIF} 
{$IFDEF Z80} 
zsostp, z80prc; 
{$ENDIF} 
This unit also defines the method used for a reverse stepping 
operation. Reverse stepping • 1S implemented by taking a 
snapshot of the processing model at each instruction step and 
recording any writes to memory. This~ operation depends on the 
structure of the processing model (defined in I8085PRC) . 
Writes to memory are recorded by implementation procedures (in 
!8085,STP) by calling one of two procedures-: ''savestep1Byte" 
or ''savestep2Bytes''. 
6.1.2 Processor Model 
Processor implementation is defined in µnit I8085PRC and 
is listed in Appendix A. Enumerated types are defined for 
registers and flags and are then used as the indices for 
arrays. Access proce,dures are provided to remove other units' 
dependency on the implementation details. The set of access 
1\ 
\1, 
./) 
41 
procedures for 8-bit registers is: 
reg8Val 
• 1ncrReg8 
decrRegS 
( x: RegType) : byte; 
( X: RegType); 
( X: RegType); 
• ass1gnReg8 { x: RegType; val : byte); 
Analogous sets are provided for 16-bit registers, program 
counter, stack pointer, and pseudo-register M. 
A set of flag manipulation procedures are defined here. 
A centralized procedure named "alterFlags" chooses the correct 
flag modification procedure based on the flag operation entry 
stored in the instruction table. 
A set of arrays of records are defined to express name 
and display order of registers and flags. In these arrays 
enumerated types and string names are paired. The index of 
the display order array determines the order that items will 
be displayed on the user display screen. 
6.1.3 Stepping Unit 
The code which implements the actual single step 
operation is in unit I8085STP, listed in part in Appendix c. 
Implementation procedures used by unit I8085STP are shown in 
Appendix D. The primary stepping procedure finds a match in 
the instruction table for the current hex code, then 
increments the program counter by the size of the opcode, 
(always 1 in the case of the 8085). It then enters a case 
C 
statement using the first byte of hex code as the case 
variable. Each of the 256 possible values has a case. The 
case statement is broken into 8 sub-case statements to reduce 
the mean match time from 128 to 20 case checks. If greater 
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instruction recognition efficiency is desired case values may 
be ordered according to the expected frequency of use. 
6.1.3.1 Addressing Mode Selection 
The operation specified by each case is a call to an 
implementation procedure. Correct addressing modes are 
selected by arguments to these procedures. For example 
MVI A, $45 
would specify the call 
moveMemToRega (O, nextaddr, A) 
to access address "nextaddr" and store the contents to 
register A. Here ''nextaddr'' is a function which returns the 
memory address of the argument byte, $45, since $45 is the 
contents of the next byte in memory. This is an example of 
immediate addressing. On the other hand 
MOV A, M 
specifies the procedure call 
moveMemToRegS (O, regM, A) 
where "regM" is a function which returns the word stored in 
the HL register pair (address of register M). 
example of register indirect addressing. 
This • 1s an 
This same 
implementation procedure is used with direct addressing by 
LDA $1234 
_specifying the call 
moveMemT~Reg8 (O, argword, A) 
where ''argword'' is a function that returns the next two bytes 
of code ($34, $12) as a·s\ingle argument word. 
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These examples show how addressing mode is selected by 
arguments to the implementation procedures. 
6.1.3.2 Implementation Procedures 
In ENVI85 adjustments to the program counter, state and 
cycle counts, and flags are imbedded in the implementation 
procedures. With the introduction of the instruction table in 
MULTISIM, these adjustments can be done • 1n a common area 
outside of the individual instructions. This allows the 
implementation procedures to be reduced to generic expressions 
of instructions. 
A sample implementation procedure and corresponding call 
for the instruction 
MOV M, B 
procedure MOVopM2(X: RegType); { to memory No Flags} 
begin 
with Undoit[NoofUndo].EXT do 
begin 
dmem := 1; 
meml := codeA(RAS.ints[HL]]; 
memadd := RAS.ints[HL]; 
end; 
with RAS do 
begin 
codeA(ints(HL]] := regs[X]; 
Inc(ints[PChl]); 
end; 
Inc(cycles); 
Inc(states,3); 
end; 
"" 
MOVopM2(B); 
Figure 10 ENVI85 Implementation Procedure 
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in ENVI85 is shown in figure 10. 
MULTISIM • 1S shown 
• 1n figure 11. 
The equivalent code in 
Dependencies on the 
representation of the processing model (record structure RAS
) 
has been removed. The increment of the program co
unter, cycle 
and state totals are now performed elsewhere i
n a central 
location. Since the instruction shown involves a
 write to 
memory, a memory save is required (reference to structur
e 
Undoit) to implement the reverse stepping function (supporte
d 
in unit UNISIMX). 
procedure moveByteToMem(addr: word; d: byte); 
{ Saves data byte 'd' to memory at address 'addr' } 
begin 
saveSteplByte(addr); 
codeA(addr] := d; 
end; 
moveByteToMem (regM, reg8Val(B)) 
Figure 11 MULTISIM Implementation Procedure 
Abstraction of the move operation reduced the nu
mber of 
implementation procedures significantly. There
 are 14 
procedures in ENVI85 that deal with transfer of d
ata between 
registers and memory. In MULTISIM there are 6. S
imilarly the 
number of 8-bit addition procedures was reduced 
from 6 to 1. 
ENVI85 uses 75 implementation procedures to supp
ort the 255 
member instruction set; MULTISIM employs 43. Th
is reduction 
of almost 50% improves the clarity, and maintainab
ility of the 
code. 
Implementation procedures used by the 8085 are sh
own in 
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Appendix D. These procedures are grouped functionally
 and 
placed in $include files. This way the generic math, rotate, 
and movement operations used by the 8085 can be shared w
ith 
other processors. Since these libraries can be shared am
ong 
processors, corrections in one place need not be repea
ted 
elsewhere. 
6.1.4 Instruction Table 
The instruction table is conceptually implemented as an 
array of 256 records in unit I8085TAB. This unit is partial
ly 
1 isted in Appendix B. Since there are only 256 poss
ible 
opcodes, the opcode byte itself is used as the index into 
the 
table. The function "f indTableEntry" returns a pointer to 
the 
instruction record. 
Two record items are "retrieved" by look up functions but ~ 
are not present in the table itself: opsize and argidx. 
The 
size of all 8085 instructions 
I 
1.S 1, so the function 
"tableEntryOpSize" just returns the value 1. Since arguments 
are always appended to and never displayed within the sto
red 
mnemonic string, the function "tableEntryArgidx" alw
ays 
returns the length of the mnemonic string + 1. By us
ing 
default values these two functions reduce the size of 
the 
table by 512 bytes. 
6.1.5 User Display 
The primary simulation user display of MULTISIM is nearly 
indistinguishable from that of ENVI85 and is shown in figu
re 
12. The routines used to generate it make use of the
 data 
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structures defined in unit I8085PRC which specify register 
names and display order. These display routines have been 
generalized, but are not independent of processor type. 
customized procedures are specified in $include files that are 
conditionally compiled with unit UNISIMX. 
6.1.6 8080 Implementation 
Given the implementation of the 8085 it is simple to 
produce a simulator for the 8080. The instruction table for 
the 8085 has the processor code "I8080" for all instructions 
except RIM and SIM. These instructions were introduced with 
the 8085 and thus have the processor code "I8085." An attempt 
to execute either of these instructions when simulating an 
8080 (with target processor value of "I8080'' which has a lower 
ordinal value) will result in an error. 
The only change required to implement a true 8080 
simulator is to enter corrected state and cycle values in the 
instruction table (in unit I8080TAB). State and cycle values 
. 
, 
differ from those of the 8085 in a non-systematic fashion. 
The 8080 requires its own instruction table unit so that 
correct timing information can be provided. 
6.2 Z80 Addition 
Although there are many things in common between the zao 
and Intel 8085, several inconsistencies exist. zao units were 
created from copies of the 8085 units, then changes were made 
to handle the following issues: 
1) alternate register set 
2) index registers and indexed addressing 
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3) flag definition and action 
4) instruction mnemonics and disassembly 
5) expanded instruction set 
6) user display 
6.2.1 Alternate registers 
The zao offers an alternate set of general purpose 
registers which can be swapped into and out of use. These 
registers were implemented by simply adding to the enumerated 
set of register names in unit ZSOPRC. Access procedures for 
8- and 16-bit registers for the 8085 required no alteration. 
6.2.2 Index Registers 
Two indexing registers, IX and IY, are used to address 
memory with arguments used as offsets. These index registers 
are also added to the enumerated set of register names and 
added to the 16-bit register display block. Two functions, 
"IndexAddr" and "IndexByte'', were added to the processor model 
to abstract the action of indexed addressing. Use of these 
functions is analogous to that of "argword" and ''nextaddr" as 
described in section 6.1.3.1. 
6.2.3 Flag Bits 
Flag names differ slightly from those of the 8085 and 
were changed in the -flag name set in ZSOPRC. An additional 
flag bit (N) is available. There is also additional 
functionality in the parity (P) bit. To implement these 
changes, the enumerated set of flag operations was appended 
and the case statement of the procedure ''alterFlags" was 
expanded. Corresponding changes were made to the flag 
operation entries of the instruction table. 
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The parity bit acts as an overflow flag for arithmetic 
operations. This type of flag function needs to be set during 
the implementation of the instruction in question. Therefore 
handling of the overflow flag is added to the arithmetic 
implementation procedures. 
6.2.4 Instruction Mnemonics and Code Disassembly 
Although the Z80 can execute compiled 8085 assembly code, 
the instruction mnemonics are very different. This change 
requires a new set of mnemonics to be stored in the 
instruction table (unit Z80TAB) so that the correct mnemonic 
is shown in the disassembly display block. 
Two bytes of argument are not necessarily treated as a 
single word as is the case with the 8085 (see section 2.2.5). 
Argument placement indices, accessed by the function 
"tableEntryArgidx," are used to see if they should be grouped 
as two separate bytes or a single word in disassembly. If the 
index for both argument bytes is the same, then the two bytes 
are grouped as a word. 
6.2.5 Expanded Instruction Set 
' 
The zso offers far more instructions than are available 
in the 8085. To be able to do this more than 1 byte is 
required to specify instructions. One, two, and three bytes 
are used in instruction decode. This required that the · 
instruction table (in unit ZSOTAB) be expanded beyond the 256 
record array of the 8085. The expanded table is implemented 
as described in section 4.4.2. There is an additional catch. 
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All three byte opcodes have one byte of argument embedded as 
described in section 2. 2. 4. Therefore when attempting to 
match a long opcode, the match procedure needs to skip a byte 
of argument. This skipping 
''findTableEntry'' function. 
6.2.5.1 Block Instructions 
is implemented • 1n the 
Some of the new instructions that the zao provides are 
block instructions. .. Instead of single data transfer or 
compare, the user can specify a block of data to be moved or 
compared with a single instruction. Iterative control is 
based on a count value stored in register B. 
To implement the "repeat" the program counter is set back 
so that it continues to point to the same instruction. The 
same test is administered each time. The number of cycles and 
states that each step requires varies as other conditional 
instructions: fewer cycles elapse when the test fails. 
Therefore a new conditional type is defined in ZSOPRC to store 
the difference in cycle and state counts. 
y 
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The sequence of execution for a block transfer command 
becomes: 
1) decode instruction (block transfer) 
2) increment PC, states, cycles 
3) call block transfer routine 
test if count is zero 
if yes, then 
decrement PC 
do transfer 
(decrement counts, pointers) 
else 
decrement state and cycle counts by delta 
values 
4) decode next instruction 
This repeating technique is better than using a single 
call to an implementation procedure that loops until the 
condition test fails. This way the user is able to single 
step each transfer instead of treating the whole block 
instruction as a single step. 
Block operations are of two varieties: incrementing and 
decrementing. An argument to the implementation procedure is 
used to determine whether pointers to operands are incremented 
or decremented at each step. 
6.2.6 User Display 
To account for additional registers in the programming 
model, the user display for the zao is somewhat different from 
that of the 8085. The display is shown in figure 13. A 
column has been added to both the 8- and 16-bit register 
blocks to display values stored in the alternate register set. 
Index registers IX and IY have been added to the 16-bit 
, 
register block. Flag n~e~ have been changed to conforin to 
zso conventions · and flag N had been added. 
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6.3 aos6 Addition 
The 8086 implementation has characteristics common to 
both the 8085 and Z80. 
6.3.1 Instruction Set 
More than 1000 instructions are available for the 8086 
[Uffenbeck 86]. This requires an extended instruction table 
like the ZSO and many new implementation procedures. There is 
a significant number of new mathematical operations. 
6.3.2 Flags 
New flags offered by the 8086 require new handling 
routines be added to the processor model unit, I8086PRC. The 
8086, like the Z80, provides block transfer commands. The 
logic of flag bit D determines whether the counter register is 
incremented or decremented during these block operations. 
Counter behavior is chosen by an argument to the 
implementation procedure. In this case, the value of flag bit 
Dis passed as that argument. 
6.3.3 Memory Space 
Both the 8085 and zao were limited to 64K of memory 
space. This space was implemented as an array of 64K bytes 
called the ''codeblock." The 8086, on the other hand, can 
address up to lM of memory. It is unrealistic to try to 
implement lM of space as a single array. Therefore the memory 
space is broken into 64K segments. Each segment 
• 1S 
represented by a file. The contents of the segment are stored 
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in hex fotmat. A possible fotmat looks like: 
word count address word data byte ... data byte 
An example is 
07:002011223344556677 
which specifies seven bytes of data starting at address offset 
0020. This hex code format is a compact way to store memory 
contents that can be spread out over a large space. 
The particular file representation of memory segments is 
actually not important since memory management routines do the 
work of reading and writing to these files. Instead of an 
access to a 64K array, a call to the memory management 
routines is made. Calls to the memory interfacing routines 
have the calling format: 
readMem (segment, offset, dataptr, num) 
writeMem(segment, offset, dataptr, num) 
where "dataptr" is a pointer to the block of memory that has 
been read (or is to be written) and "num" is the number of 
bytes. Calls to "readMem" and "writeMem" take the place of 
all references to "codeblock." 
The appropriate segment file is chosen by the type of 
access involved. References for 
. . ' instructions and their 
arguments use the contents of the code segment (CS) register 
and the offset is provided by the instruction pointer (IP). 
References to the stack use the stack segment (SS) and stack 
and base pointers (SP, BP) are used as indices. Other memory 
accesses use the data and extra segments (DS, ES) with the 
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source and destination index registers (SI, DI) . For the 
8085, function "loadword" returns a word of data starting at 
address "addr." With direct access to codeblock its 
implementation is shown in figure 14. If we wish to obtain a 
word argument (word of data immediately following instruction 
opcode) we would call the function "argword." To remove 
dependence on the implementation of the memory model, 
references to codeblock are replaced by the correct memory 
management routines. The function "1 oadword" 
• requires an 
argument to specify the segment. Since instruction arguments 
come from the code segment the function "argword" uses the 
value in the code segment register (CS) to specify the full 
function loadword ( seg, addr: word) : word; 
begin 
readMem(seg, addr, dataptr, 2); 
split(loadword) .low:= dataptrA[lJ; 
split(loadword) .hgh := dataptrA[2]; 
end; 
function argword: word; 
begin 
argword := loadword(reg16Val(CS), nextAddr); 
end; 
Figure 14 New LOADWORD and ARGWORD Functions 
address to be read. Transformed code for both functions is 
shown in figure 15. 
6.3.4 User Interface 
The user interface screen needs to reflect the nature of 
the 8086 programming model. The user display is shown in 
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function loadword ( addr: word) : word; 
begin 
split(loadword) .low:= codeA[addr]; 
split(loadword) .hgh := codeA(addr+l]; 
end; 
function argword: word; 
begin 
argword := loadword(nextAddr); 
end; 
Figure 15 Codeblock Implementation of LOADWORD, ARGWORD 
figure 16. Segment and index registers as well as four new 
flags have been added to the display. 
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7 Conclusions 
7.1 Comparison of Approaches 
The first approach, discussed in section 3, uses a common 
simulation program. It effectively separates simulation 
features from microprocessor details. However this method 
requires an additional compilation step and prohibits a simple 
way of writing to memory. This approach is modular in that 
all simulation tasks are separate and independent, but the 
abstraction of the programming model into that of the stack 
simulation machine and its instruction set is not necessarily 
a natural one. 
The second approach using an instruction table does a 
much better job of abstracting processor concepts into 
meaningful entities. The modules used to employ this method 
are more closely coupled, but this lower-level dependence on 
processor-specific details 
programmer. 
• is more intuitive to the 
7.2 Possible Extensions to Tabular Approach 
7.2.1 High Level Table Look Up 
Building the instruction table is a tedious task. Larger 
instruction sets are increasingly so and use a large_amount of 
memory. Since access to table entries is restricted to look 
up _functions, the ''table" can actually take any form and look 
up functions can be implemented by higher-level methods. For 
example instead of looking up a stored instruction mnemonic, 
the\ function ••tableEntryString" could actually be a mnemonic 
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,, 
generator based on higher level decoding techniques. 
7.2.2 Memory Management 
A better way to manage memory can be developed. At least 
one block of 64K can be resident in memory for fast accesses 
like ''codeblock" is in ENVI85. Memory management techniques 
can be improved then incorporated into the simulator program. 
These changes can be made readily since details of memory 
management are hidden from other simulator functions. 
7.3 Final Evaluation of Tabular Approach 
The writing of a simulator program is simplified by 
defining processor structure and instruction information in 
separate programming units. Processor structure is a generic 
format; processor instructions are implemented in terms of 
generic processor operations. New generic operations are 
created as unique instruction types are introduced by new 
processor types. The instruction table makes implementation 
C. 
of instructions, timing, and flag operations straightforward. 
The information stored in it can be obtained from tabular data 
provided by the processor's manufacturer. 
In the implementation of MULTISIM for the 8085 the 
abstraction ofr·processing operations greatly decreased the 
complexity of the code. In addition, the executable code size 
was reduced from 101k to 93k bytes. These factors contribute 
to the program's maintainability. 
Using the tabular approach simulators for processors can 
be implemented relatively easily. Instead of rewriting the 
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entire simulator program, the programmer can concentrate on 
those characteristics which are unique to a processor. These 
attributes are then built into processor model and instruction 
table units and linked to common simulator units 
• using 
conditional compilation. Simulator functions which are common 
for all processors are reused. Using the tabular approach 
presented here and therefore concentrating on those items 
which are unique to a processor the complexity of generating 
a new simulator program is greatly reduced. 
I 
•• 
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9 Appendices 
9.1 Appendix A - Processor Model 
Listed below is unit I8085PRC. This unit defines the 
structure of the 8085 processor and provides access procedures 
to registers and flags. 
UNIT i8085PRC; 
{ Programming model for the 8085 microprocessor} 
INTERFACE 
{$I msdirect.inc} 
uses 
i8085tab, 
uninitx; 
CONST 
TARGET= i8085; 
DisplayRegs8Num 
DisplayRegs16Num 
DisplayFlagsNum 
DisplayStackNum 
DisplayCodeNum 
TYPE 
RegType = 
- 7; -
- 3; 
-
- 5; -
- 8; 
-
- 7; -
(F,A,C,B,E,D,L,H,SPL,SPH,PCL,PCH,AF,BC,DE,HL,SP,PChl); 
FlagType = (S,Z,Xl,AC,X2,P,X3,CY); 
Registers= array[F •• PCH] of byte; 
Regints = array(AF .. PChl] of word; 
displayRegRec = record 
reg: regType; 
name: string[2]; 
end; 
displayFRec = record 
ft : FlagType; 
name: string[2]; 
end; 
split= record 
low, hgh: byte; 
end; 
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progModel m RECORD { programming model for the 8085) 
case boolean of 
true : (regs: Registers); 
false : (ints: Regints); 
END; 
conditional type= (Jump, Return, Call); 
deltatype = record 
cycle, state: integer; 
end; 
VAR 
.) 
Flag: array[S .. CY] of byte; 
RAS : progModel; 
{ Flag array } 
{ Register structure} 
delta: array [Jump .. Call] of deltatype; 
displayOrder8 : 
array[l .. DisplayRegs8Num] of displayRegRec; 
displayOrderl6: 
array[l .. DisplayRegs16Num] of displayRegRec; 
displayOrderFlags: 
array[l .. DisplayFlagsNum] of displayFRec; 
procedure PackFlags; 
procedure UnPackFlags; 
procedure SetAC(bytel, byte2: byte; carry: byte); 
procedure AssignCY(val: byte); 
procedure alterFlags(itPtr: instrRecPtr; testword: word); 
reg8Val 
incrRegS 
decrReg8 
(x: Regtype) : byte; 
(x : Regtype) ; 
(x: Regtype); 
function 
procedure 
procedure 
procedure • ass1gnReg8 (x: Regtype; val: byte); 
regM 
regMVal 
: word; 
: byte; 
function 
function 
procedure • assignRegM (val: byte); 
function 
procedure 
procedure 
procedure 
regl6Val (x: Regtype) : word; 
incrReg16 (x: Regtype); 
decrReg16 (x: Regtype); 
assignRegl6(x: Regtype; val: word); 
function currentPC 
procedure incrPC 
procedure decrPC 
procedure assignPC 
function currentSP 
procedure incrSP 
procedure decrSP 
: word; 
(val: byte); 
(val: byte); 
(addr: word); 
: word; 
(val: byte); 
(val: byte); 
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procedure initRegisterSet {var regset: progmodel; startPC: word); 
procedure resetRegisters (regSet: progModel); 
procedure storeRegisters (var regSet: progModel); 
IMPLEMENTATION 
var 
flagidx: flagtype; 
{------------- 8 BIT REGISTER FUNCTIONS-------------------} 
function reg8Val ( x: Regtype): byte; 
begin 
reg8Val := RAS.regs[x]; 
end; 
procedure assignReg8( x: Regtype; val : byte); 
begin 
RAS.regs[x] := val; 
end; 
procedure incrReg8{X: Regtype); 
begin 
RAS.regs[X] := RAS.regs[X] + 1; 
end; 
procedure decrReg8{X: Regtype); 
begin 
RAS.regs[X] := RAS.regs[XJ - 1; 
end; 
{ ---------------- 16 BIT REGISTER FUNCTIONS -----------------} 
function reg16Val ( x : Regtype) : word'; 
begin 
reg16Val := RAS.ints[xJ; 
end; -
procedure assignReg16( x: Regtype; val : word); 
begin 
RAS.ints[x] := val; 
end; 
procedure incrReg16(X: Regtype); 
begin 
RAS.ints[X] := RAS~ints[X] + 1; 
end; 
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procedure decrReg16(X: Regtype); 
begin 
RAS.ints[X] := RAS.ints[X] - 1; 
end; 
{------------MEMORY REGISTER (HL) FUNCTIONS-----------------} 
function regM : word; 
begin 
RegM := reg16Val(HL); 
end; 
function regMVal: byte; 
begin 
regMVal := codeA[regMJ; 
end; 
procedure assignRegM( val : byte); 
begin 
codeA[regM] := val; 
end; 
\ 
• 
{-------------- PROGRAM COUNTER FUNCTIONS------------------} 
function currentPC: word; { returns current value of PC} 
begin 
currentPC := RAS.ints(PChl]; 
end; 
procedure assignPC(addr: word); 
begin 
RAS.ints[PChl] := addr; 
end; 
procedure incrPC(val:byte); 
begin 
RAS.ints[PChl] := RAS.ints[PChl] + val; 
end; 
procedure decrPC(val:byte); 
begin 
RAS.ints(PChl] := RAS.ints[PChl] - val; 
end; 
{------------ STACK POINTER FUNCTIONS------------------} 
function ·currentSP: word; 
begin 
currentSP := RAS.ints[SP]; 
end; 
{ returns current value of PC} 
Q 
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procedure incrSP(val:byte); 
begin 
RAS.ints[SP] := RAS.ints[SP] + val; 
end; 
procedure decrSP(val:byte); 
begin 
RAS.ints(SP] := RAS.ints[SP] - val; 
end; 
{ ------------ FLAG MANIPULATION PROCEDURES ------------------} 
procedure PackFlags; { All Flags} 
var flags: byte; ft: flagType; incval: longint; 
begin 
flags:= O; 
incval := $80; 
for ft:= S to CY do begin 
if Flag[ft] = 1 then Inc(flags, incval); 
incval := incval div 2; 
end; 
RAS.regs[F] := flags; 
end; 
procedure UnPackFlags; { All Flags} 
var flags: byte; ft: flagType; val : byte; 
begin 
flags:= RAS.regs[F]; 
val:= $80; 
far ft:= s to CY do begin 
Flag[ft] := ord((flags AND val) > O); 
val:= val div 2; 
end; 
RAS.regs[F] := O; 
end; 
procedure SetPFlag; { Set parity flag} 
var 
temp : boolean; 
num,i,val : byte; 
begin { true is even, false is odd parity } 
num := RAS.regs[A]; 
temp:= true; 
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val := $80; 
for i :=Oto 7 do begin 
if (nurn AND val) > O then temp:= not temp; 
val:= val div 2; 
end; 
Flag [ P] : = ord (temp) ; 
end; 
procedure Set3Flags; 
begin 
with RAS do 
begin 
Flag(Z] := ord(regs[AJ - 0); 
Flag[S] := ord(regs(A] > 127); 
end; 
SetPFlag; 
end; 
procedure ANDFlags; 
begin 
Flag[CY] := O; 
Flag[AC] := O; 
Set3Flags; 
end; 
procedure CMPFlags(testword: word); 
begin 
Flag[CY] := ord(split(testword) .hgh > 0); 
Flag(Z] := ord(split(testword) .low= O); 
Flag[S] := ord(split(testword) .low > 127); 
SetPFlag; 
end; 
procedure SetAC(bytel, byte2 : byte; carry: byte); 
begin 
flag[AC] := 
ord(bytel AND $OF) + (byte2 AND $OF) +carry> $OF); 
end; 
procedure AssignCY( val: byte); 
begin 
flag [CY] : = val; 
end; 
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procedure alterFlags (itPtr: instrRecPtr; 
var flago: flagOps; 
testword: word); 
begin 
flago := tableEntryFlagOp(itPtr); 
case flago of 
None • • 
Sx Zx ACO Px CYO : 
end; 
end; 
- .._. - -Sx zx Px CYx 
- - -Sx zx Px 
-
• 
• 
• 
• 
• I 
ANDFlags; 
CMPFlags (testword); 
Set3Flags; 
{-------------------REGISTER SET PROCEDURES ----------------} 
procedure initRegisterSet ( var regset: progModel ; startPC 
: word) ; 
begin 
with regSet do begin 
ints[AF] := O; ints[BC] := O; 
ints[DE] := O; ints[HL] := O; 
ints(SP] := O; 
ints(PChl] := startPC; 
end; 
end; 
procedure resetRegisters( regSet: progModel); 
begin 
RAS:= regset; 
end; 
procedure storeRegisters( var regSet: progModel); 
begin 
regSet := RAS; 
end; 
begin {initialization for ProcModl} 
delta(Jump].cycle 
delta(Return].cycle 
delta(Call].cycle 
·-.
·-.
·-.
1; 
2; 
3; 
delta(Jump].state 
delta[Return].state 
delta[Call].state 
for f1agidx := S to CY do Flag[Flagidx] := O; 
initRegisterSet(RAS, O); 
with displayOrder8(1] do begin reg •- A. 
• - I name 
with displayorder8[2]. do begin reg ·- B; name .
with displayorder8[3] do begin reg ·- C; name .
with displayorder8[4] do begin reg ·- D; name .
with display0rder8[5] do begin reg ·- E; name .
with display0rder8[6] do begin reg •- H· 
. I name 
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·-.
·-.
·-.
·-.
·-.
·-.
·-• 
. -
.-
. -
.-
I 
I 
I 
I 
' I 
3; 
6; 
9; 
A I; end; 
BI; end; 
CI ; end; 
DI; end; 
EI; end; 
HI; end; 
with displayOrder8[7] do begin reg:~ L; name:=' L'; end; 
with displayOrderl6[1] do begin reg:= BC; name:= 'BC' ;end; 
with displayOrder16[2] do begin reg:= DE; name:= 'DE' ;end; 
with displayOrder16[3] do begin reg:= HL; name:= 'HL' ;end; 
with displayOrderFlags[l] do begin ft:= S; name:=' S' ;end; 
with displayOrderFlags[2) do begin ft:= Z; name:=' Z' ;end; 
with displayOrderFlags[J] do begin ft:= AC;name:= 'AC' ;end; 
with displayOrderFlags(4] do begin ft:= P; name:=' P' ;end; 
with displayOrderFlags(5] do begin ft:= CY;name:= 'CY' ;end; 
END. { unit i8085PRC} 
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9.2 Appendix B - Instruction Table 
A portion of unit I8085TAB is shown below. This unit 
stores the instruction table for the 8085. The table consists 
of an array of records. A set of procedures prov ides 
retrieval access for each of the record members. 
UNIT i8085TAB; 
{ Definition of the instruction table for the Intel 8085} 
INTERFACE 
uses 
UNINITx; 
type 
up_types = (i8080, i8085, NoUP); 
flagops = (None, sx_zx_ACO_Px_CYO, 
bytePtr = -"byte; 
betaPtr = -"beta; 
instrRecPtr = -"instrRec; 
instrRec = record 
str : beta; 
: byte; 
function 
function 
function 
function 
function 
function 
end; 
• args1ze 
up_code 
states 
cycles 
flagOp 
: up_types; 
: byte; 
: byte; 
: flagOps; 
findTableEntry (codept 
tableEntryString (IRPtr 
tableEntryState (IRPtr 
tableEntrycycle (IRPtr 
tableEntryFlagOp ·crRPtr 
tableEntryArgSize(IRPtr 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
• 
Sx zx PX CYx, Sx zx PX ) ; 
- - - -
-
{ opcode mnemonic} 
{#of bytes for args} 
{ processor support code} 
{#of states} 
{#of machine cycles} 
{ flag operations} 
bytePtr) • instrRecPtr; • 
instrRecPtr) • betaPtr; • 
instrRecPtr) • byte; • 
instrRecPtr) • byte; • 
instrRecPtr) • flagOps; • 
instrRecPtr) • byte; • 
function tableEntryArgidx (nurn : integer; 
function tableEntryopsize 
function tableEntryUPCode 
IMPLEMENTATION 
var 
IRPtr 
(IRPtr 
(IRPtr 
• instrRecPtr) • 
• instrRecPtr) • 
• instrRecPtr) • 
InstTable: array[$00 •. $FF] of instrRec; 
tablePtr: instrRecPtr; 
ind: integer; 
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• byte; • 
• byte; • 
• up_types; • 
function findTableEntry(codept: bytePtr) : instrRecPtr; 
begin 
tablePtr := Addr(InstTable(codeptA)); 
FindTableEntry := tablePtr; 
end; 
function tableEntryString(IRPtr: instrRecPtr) : betaPtr; 
begin 
tableEntryString := Addr(IRPtrA.str); 
end; 
function tableEntryState{IRPtr: instrRecPtr) : byte; 
begin 
tableEntryState := IRPtrA.states; 
end; 
function tableEntryCycle(IRPtr: instrRecPtr) : byte; 
begin 
tableEntryCycle := IRPtrA.cycles; 
end; 
function tableEntryFlagOp(IRPtr: instrRecPtr) : flagOps; 
begin 
tableEntryFlagOp := IRPtrA.flagOp; 
end; 
function tableEntryArgsize(IRPtr: instrRecPtr) : byte; 
begin 
tableEntryArgSize := IRPtrA.argsize; 
end; 
function tableEntryArgidx ( num : integer; 
instrRecPtr) : byte; 
begin 
tableEntryArgidx := sizeOf(beta) + 1; 
end; 
IRPtr 
function tableEntryopsize(IRPtr: instrRecPtr) : byte; 
begin 
tableEntryOpSize := 1; 
end; 
• 
• 
function tableEntryUPCode(IRPtr: instrRecPtr) : up_types; 
begin 
tableEntryUPCode : = IRPtrA .,up_ code; 
end; 
begin { initialization of !TABLE} 
for ind:= $00 to $FF· do begin 
InstTable[ind].argsize := O; 
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InstTable[ind].up_code := iaoao; 
end; 
for ind:= $00 to $3F do begin 
InstTable[ind].flagOp:=None; 
end; 
with InstTable[$00] do begin 
with InstTable[$01] do begin 
with InstTable[$02] do begin 
with InstTable[$03] do begin 
with InstTable[$04] do begin 
with InstTable[$05] do begin 
with In.stTable[$06] do begin 
with InstTable[$07] do begin 
with InstTable[$08] do begin 
with InstTable[$09] do begin 
with InstTable[$0A] do begin 
with InstTable[$OB] do begin 
' . str := 'NOP 
cycles:= 1; 
states:= 4; end; 
I 
str := 'LXI B, '; 
• argsize := 2; 
cycles:= 3; 
states:= 10; end; 
str := 'STAX B '; 
cycles:= 2; 
states:= 7; end; 
str := 'INX B '; 
cycles:= 1; 
states:= 6; end; 
str := 'INR B '; 
cycles:= 1; 
states:= 4; 
flagop:=Sx zx Px; end; 
- -
str := 'DCR B '; 
cycles:= 1; 
states:= 4; 
flagop:=Sx_zx_Px; end; 
str := 'MVI B, '; 
• argsize := 1; 
cycles:= 2; 
states:= 7; end; 
I • 
I str := 'RLC 
cycles:= 1; 
states:= 4; end; 
str := '*ERROR*'; 
up code:=NoUP; end; 
-
str := 'DAD B '; 
cycles:= 3; 
states:= 10; end; 
str := 'LDAX B '; 
cycles:= 2; 
states:= 7; end; 
str := 'DCX B '; 
cycles:= 1; 
states:= 6; end; 
( ••• entries continue through InstTable[$FF] ] 
end; { initialization of !Table} 
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9.J Appendix c - stepping unit 
Below is a listing of unit I8085STP. this unit contains 
the • primary instruction recognition and implementation 
procedure ("STEP") . The instruction recognition case 
statement • gains access to implementation procedures 
Appendix D) using $include files. 
UNIT I8085STP; { Simulator procedures for 8085 microprocessor} 
INTERFACE 
{$I msdirect.inc} 
{$L-} 
CONST 
BIOS -- $FFFO; 
procedure Step; 
function loadword(addr: word) : word; 
IMPLEMENTATION 
uses 
crt, dos, msscrnl, msuser, 
uninitx, unisimx, 
i8085prc, 
i8085tab; {instruction table} 
(see 
var 
instrsize: byte; 
: word; 
{ size of the current instruction} 
award 
itptr : instrRecPtr; 
{**********************************************************} 
{ Instruction procedures } { cuts down on the amount of code in the CASE statement } 
{ and localize the debugging. Cuts down on figuring out } 
{ the flags. } {**********************************************************} 
t function twoscomp(X: byte) : byte; 
begin 
twoscomp := X XOR $FF+ 1; 
end; 
procedure OpError; { No Flags} 
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j 
begin 
ShowError(' Xl: No opcode with value 
'+HexMelo(codeA(currentPC])+ 
'H. Stopped at PC address 
'+HexMe(currentPC)+'H ',''); 
quitall := true; 
end; 
function nextAddr: word; 
begin 
nextAddr := currentPC + tableEntryOpSize(itptr); 
end; 
function nextByte: byte; 
begin 
nextByte := codeA(nextAddr]; 
end; 
function next2ndByte: byte; 
begin 
next2ndByte := codeA[nextAddr+l]; 
end; 
function loadWord(addr: word) : word; 
var tempword: word; 
begin 
split(tempword).low := codeA[addr]; 
split(tempword).hgh := codeA(addr+l]; 
loadword := tempword; 
end; 
function argWord: word; {Rtns 2 bytes of argument as word} 
begin 
argWord := loadWord(nextAddr); 
end; 
{$I STPMOVE.inc } 
{$I • STPMATH.1nc } 
{$I STPSPCL.inc } 
{$I • STPCNTL.1nc } 
{$I STPIO.inc} 
{$I I STPLOGIC.inc 
{$I STPROT.inc} 
{$I STPJUMP.inc} 
{$I STPCPM.inc} 
{$I STPCALL.inc} 
{$I STPSTK.inc} 
procedure Step; 
var 
} 
codebyte: byte; 
{ Move operations } 
{ Math operations} 
{ Special operations } 
{ Control operations } 
{ I/0 operations } 
{ Logical operations } 
{ Rotate operations } 
{ Jump operations } 
{ Special CPM operations } 
{ Call and return operations } 
{ Stack operations } 
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begin 
PackFlags; 
nextUndoStep; 
{ Find current instruction in the Instruction Table} 
itptr := findTableEntry(Addr(codeA(currentPC])); 
instrsize := tableEntryArgSize(itptr) + 
tableEntryOpSize(itptr); 
if tableEntryUPCode(itptr) > TARGET then OpError 
else begin 
codebyte := codeA[currentPC]; 
CASE (codebyte AND $EO) of 
$00: CASE 
$00: 
$01: 
$02: 
$03: 
$04: 
$05: 
$06: 
$07: 
$08: 
$09: 
$OA: 
$OB: 
$DC: 
$OD: 
$OE: 
$OF: 
codebyte of 
{NOP}; 
{ LXI B} moveMemtoReg16(nextAddr,BC); 
{ STAX B} moveByteToMem(reg16Val (BC), reg8Val (A)); 
{ INX B} incrReg16(BC); 
{ INR B} incrRegOp(B); 
{ OCR B} decrRegOp(B); 
{ MVI B} moveMemToRegS(nextAddr,B); 
{ RLC } RLCop(A); 
OpError; 
{ DAD B} ADD4ops(HL,BC); 
{ LDAX B} moveMemToReg8(reg16Val(BC),A); 
{ DCX B} decrReg16(BC); 
{ INR C} incrRegOp(C); 
{ DCR C} decrRegOp(C); 
{ MVI C} moveMemToRegS(nextAddr,C); 
{ RRC } RRCop(A); 
$10: OpError; 
$11: { LXI D} moveMemtoReg16(nextAddr,DE); 
$12: { STAX D} moveByteToMem (reg16Val ( DE) , reg8Val (A) ) ; 
$13: { INX D} incrReg16(DE); 
$14: { INR D} incrRegOp(D); 
$15: { DCR D} decrRegOp(D); 
$16: { MVI D} moveMemToRegS(nextAddr,D); 
$17: { RAL } RALop(A); 
$18: OpError; 
$19: {DADD} ADD4ops(HL,DE); 
$1A: { LDAX D} moveMemToReg8(reg16Val(DE),A); 
$1B: { DCX D} decrReg16(DE); 
$1C: {, INR E. } incrRegOp(E); 
$1D: { DCR E} decrRegOp(E); = 
$1E: { MVI E} moveMemToRegS(nextAddr,E); 
$1F: { RAR } RARop (A) ; 
end; 
$20: CASE codebyte of 
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$20: { RIM } RIMop; 
$21: { LXI H ) moveMemtoReg16(nextAddr,HL); 
$22: { SHLD ) moveWordToMem(argword,regM); 
$23: { INX H } incrRegl6(HL); 
$24: { INR H } incrRegOp(H); 
$25: { DCR H } decrRegOp(H); 
( ... cases continue through $FF] 
end; { CASE } 
{ alter flags according to entry in table} 
alterFlags(itptr, aWord); 
{ Increment cycles by number in table} 
Inc(cycles,tableEntryCycle(itptr)); 
{ Increment states by number in table} 
Inc(states,tableEntryState(itptr)); end; 
{ increment PC by size of whole instruction} 
incrPC(instrSize); 
end; { procedure STEP} 
END. { unit UNISTEPX} 
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I 9.4 Appendix D - Implementation Procedures 
Below is a listing of the implementation procedures used 
by the 8085 simulator. They are grouped in a number of files 
named with the forntat "STP***. INC'' where "***" indicates the 
function of the instruction grouping. These routines are 
called by the instruction recognition case statement in the 
module I8085STP. 
{ FILE: STPCALL.inc} 
{ **************** start of RETURN OPERATIONS****************} 
procedure RETop; 
begin 
assignPC(loadWord(currentSP)); 
incrSP(2); 
end; 
procedure ReturnOps(Flag, select: byte); 
begin 
if Flag= select then RETop 
else 
end; 
begin 
Dec(states, delta[Return].state); 
Dec(cycles, delta[Return].cycle); 
end; 
{**************** start of CALL OPERATIONS****************} 
procedure CALLop; 
begin 
moveWordToMem(currentSP-2, currentPC+3); 
decrSP(2); 
award:= loadWord(nextAddr); 
if (aWord = BIOS) 
then CscStuff 
else assignPC(aWord); 
end; 
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procedure CallOps(Flag, select: byte); 
begin 
if Flag= select then Callop 
else 
begin 
Dec(states, delta[Call].state); 
Dec(cycles, delta[Call].cycle); 
end; 
end; 
{********************** CONTROL OPERATIONS ****************} 
procedure HLTop; 
begin 
quitall := true; 
end; 
procedure Diop; 
begin 
IntRupt := False; 
end; 
procedure Eiop; 
begin 
IntRupt := True; 
end; 
procedure RSTop(X: byte); 
begin 
moveWordToMem(currentSP-2, currentPC); 
decrSP(2); 
end; 
split(aWord).low := S*X; 
split(aWord).hgh := O; 
assignPC(aWord); 
{ FILE: STPIO.inc} 
{*************** I/0 OPERATIONS *********************} 
procedure SIMop; {*********have to fix******~***} 
begin 
end; 
procedure RIMop; {*********have to fix*********} 
begin 
end; 
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procedure OUTop; 
var f:file of byte; 
portnum, tempval:byte; 
begin 
portnum:=code"'[nextByte]; 
assign(f, 'port'+HexMelo(portnum)+'.out'); 
if outcount[portnum]=O 
then rewrite(f) 
else 
begin 
reset(f); 
seek(f,outcount[portnum)); 
end; 
tempval := reg8Val(A); 
write(f,tempval); 
close(f); 
outcount[portnum]:=outcount[portnum]+l; 
end; 
procedure !Nop; {**have to fix stefkeyboard****} 
var f:text; 
portnum:byte; 
begin { InOp} 
portnum := nextByte; 
assign(f, 'port'+HexMelo(portnum)+'.in'); 
(* $I-*) 
reset(f); 
(* $I+*) 
if ioresult>O 
then assignRegS(A, stefkeyboard(portnum)) 
else 
begin 
assignRegS(A, EdReadsFile(f,portnum)); 
close(f); 
end; 
incount [ po·rtnum] : = incount ( portnum] + 1 ; 
end; { InOp} 
{ FILE: STPJUMP.inc} 
{************* start of JUMP OPERATIONS ***************} 
procedure JMPop(addr: word); 
begin 
end; 
if addr =·o then quitall := true; 
assignPC(addr); 
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procedure JumpOps{Flag, select: byte); 
begin 
if Flag= select then JMPop(argword) 
else 
begin 
Dec(states, delta[Jump].state); 
Dec(cycles, delta(Jump].cycle); 
end; 
end; 
{ FILE: STPLOGIC.inc} {************ start of LOGICAL OPERATIONS ***************} 
procedure ANDops(d: byte); 
begin 
assignRegS(A, reg8Val(A) AND d); 
end; 
procedure XORops(d: byte); 
begin 
assignReg8(A, reg8Val(A) XOR d); 
end; 
procedure ORops(d: byte); 
begin 
assignRegS(A, regSVal(A) OR d); 
end; 
procedure Compareops(d: byte); 
begin 
award:= reg8Val(A) - d; 
SetAC(reg8Val(A), twoscomp(d), O); 
end; 
{ FILE: STPMATH.inc} { ************* start of ARITHMETIC OPERATIONS *************} 
procedure incrRegOp(X: RegType); 
begin 
SetAC(regSVal(X), 1, O); {set AC if low nibble is (1111)} 
incrRegS (X) ; 
end; 
procedure incrMemByte(addr: word); 
{ Increments the data byte at 'addr'} 
begin 
SetAC(codeA(addr], 1, O); { set AC if low nibble is 1111} 
moveByteToMem(addr, codeA(addr]+l); 
end; 
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procedure decrRegOp(X: RegType); 
begin 
SetAC(reg8Val(X), $OF, O); 
decrReg8(X); 
end; 
procedure decrMemByte(addr: word); 
{ Decrements the data byte at 'addr' } 
begin 
SetAC(codeA(addr], $OF, O); 
moveByteToMem(addr, codeA(addr]-1); 
end; 
procedure ADD2ops(d: byte; cy: byte); 
begin 
SetAC(regSVal(A), d, cy); 
aWord := reg8Val(A) + d; 
assignRegS(A, split(aWord) .low); 
assignCY(split(aWord).hgh); 
end; 
procedure SUB2ops(d: byte; cy: byte); 
begin 
SetAC(regSVal(A), twoscomp(d + cy), O); 
award:= regSVal(A) - d - cy; 
assignRegS(A, split{aWord).low); 
assignCY(ord(split(aWord) .hgh <> O)); 
end; 
procedure ADD4ops(X,Y: Regtype); 
{ Adds 16-bit register contents of Y to X} 
var lint: longint; 
begin 
lint:= longint(reg16Val(X)) + longint(reg16Val{Y)); 
assignCY (ord(lint > $FFFF)); 
assignReg16(X, reg16Val(X) + reg16Val(Y)); 
end; 
{ FILE: STPMOVE.inc} 
{************* start of MOVEMENT OPERATIONS **************} 
procedure moveByteToMem(addr: word; d: byte); 
{ Saves data byte 'd' to memory at address 'addr' } 
begin 
savesteplByte(addr); 
codeA(addr] := d; 
end; 
83 
procedure moveWordToMem(addr: word; d: word); 
{ Saves data word 'd' to memory starting at address 'addr'} 
begin ' 
saveStep2Bytes(addr);. 
codeA[addr] := split(d) .low; 
codeA(addr+l] := split(d).hgh; 
end; 
procedure moveMemToRegS(addr: word; X: regtype); 
{ Saves data byte stored at 'addr' to register X} 
begin 
assignRegS(X, codeA[addr]); 
end; 
procedure moveMemToReg16(addr: word; X : regtype); 
{ Saves data word starting at 'addr' to register pair X} 
begin 
assignReg16(X, loadWord(addr)); 
end; 
procedure MOVop(X, Y: RegType); 
{ Copies the contents of register Y into register X} 
begin 
assignRegS(X, reg8Val(Y)); 
end; 
procedure Exchange16op(X,Y: RegType); 
{ Exchanges the contents of 16-bit registers X and Y} 
begin 
award:= Reg16Val(X); 
assignReg16(X, reg16Val(Y)); 
assignRegl6{Y, award); 
end; 
{ FILE: STPROT.inc} {*********** start of ROTATE OPERATIONS 
procedure RLCop(X: regtype); 
var num: integer; 
begin 
' 
num := (reg8Val(X) shl 1); 
assignCY(hi(num)); 
assignRegS(X, hi(num) + lo(num)); 
end; 
procedure RRCop(X: regtype); 
var num: integer; 
begin 
assignCY(regSVal(X) mod 2); 
num := (reg8Val(X) shl 8) + regSVal(X); 
assignRegS(X, lo(num shr 1)); 
end; 
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****************} 
procedure RALop(X: regtype); 
var num: integer; 
begin 
num := (reg8Val(X) shl 1) + Flag[CY]; 
assignReg8(X, lo(num)); 
assignCY(hi(num)); 
end; 
procedure RARop(X: regtype); 
var num: integer; 
begin 
num := (Flag[CY] shl 8) + reg8Val(X); 
assignCY(reg8Val(X) mod 2); 
assignRegB(X, lo(num shr 1)); 
end; 
{ FILE: STPSPCL.inc} 
{***************SPECIALOPERATIONS ************************} 
procedure DAAop; 
begin 
if ( ((reg8Val(A) AND $OF) > $09) OR (Flag[AC] = 1) ) 
then 
begin 
award:= reg8Val(A) + $06; 
assignRegS(A, split(aWord) .low); 
end; 
if ( ((reg8Val(A) AND $FO) > 
then 
begin 
$90) OR (Flag[CY] = 1) ) 
award:= reg8Val(A) + $60; 
assignRegS(A, split(aWord) .low); 
assignCY(l); 
end; 
end; 
procedure CMCop; 
begin 
assignCY(ord(Flag[CY] = O)); 
end; 
{FILE: STPSTK.inc} {*********** start of STACK OPERATIONS ***************} 
procedure PUSHop(X: RegType); 
begin 
moveWordToMem(currentSP-2, reg16Val(X)); 
decrSP(2); 
end; 
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procedure PUSHPSW; 
begin 
PackFlags; 
PUSHop(AF); 
end; 
procedure POPop(X: RegType); 
begin 
moveMemToRegl6(currentSP, X); 
incrSP(2); 
end; 
procedure POPPSW; 
begin 
POPop(AF); 
UnPackFlags; 
end; 
procedure XTHLop; 
begin 
award:= regl6Val(HL); 
moveMemToRegl6(currentSP, HL); 
moveWordToMem (currentSP, award); 
end; 
) 
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